Abstracting RTL Designs to the Term Level
نویسندگان
چکیده
ing RTL Designs to the Term Level Bryan A. Brady UC Berkeley [email protected] Randal E. Bryant Carnegie Mellon University [email protected] Sanjit A. Seshia UC Berkeley [email protected]
منابع مشابه
TLM-Driven Design and Verification – Time For a Methodology Shift
While today’s RTL design and verification flows are a step up from the gatelevel flows of two decades ago, RTL flows are straining to meet the demands of most product teams. When designs are sourced and verified at the register transfer level (RTL), IP reuse is difficult, functional verification is lengthy and cumbersome, and architectural decisions cannot be confirmed prior to RTL verification...
متن کاملAutomatic data path abstraction for verification of large scale designs
The state space explosion problem is a hurdle in the acceptance of model checking as a viable tool for verification of large-scale designs. Abstractions may be used to simplify designs, while preserving target verification properties. We propose a simple methodology for abstracting away portions of the data path, thus rendering a large state-space model of the design amenable for verification u...
متن کاملEffects of Technology Scaling on Area-Delay Characteristics of RTL Designs: A Case Study
The paper investigates the effects of technology scaling on area/delay characteristics of registertransfer level (RTL) designs. Based on experimental modeling of RTL components and interconnect, whose feature sizes have been scaled down from 1.5 m to 0.25 m, we evaluate the critical path delay and area of several data-paths and report on efficiency of layout and RTL optimization techniques at t...
متن کاملRequirements and Concepts for Transaction Level Assertion Refinement
Both hardware design and verification methodologies show a trend towards abstraction levels higher than RTL, referred to as transaction level (TL). Transaction level models (TLMs) are mostly used for early prototyping and as reference models for the verification of the derived RTL designs. Assertion based verification (ABV), a well known methodology for RTL models, has started to be applied on ...
متن کاملHierarchical Error Diagnosis Targeting RTL Circuits
Diagnosis algorithms targeting design errors in RTL circuit descriptions are presented in this paper. The algorithms presented exploit the hierarchy available in RTL designs to locate design errors. Xlists [1] are shown to be useful to capture the effects of design errors within components of RTL designs. Information from the simulation of Xlists is used to systematically diagnose components in...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2008